View MB89P173-201_3497390.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ds07-12518-8e fujitsu semiconductor data sheet 8-bit proprietary microcontroller cmos f 2 mc-8l mb89170/170a/170l series mb89173/p173/174a/p175a/pv170a mb89173l/174l n description the mb89170/170a/170l series has been developed as a general-purpose version of the f 2 mc*-8l family consisting of proprietary 8-bit, single-chip microcontrollers. in addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a serial interface, a dtmf generator, and external interrupts, making it suitable for circuit control such as required in telephones. *: f 2 mc stands for fujitsu flexible microcontroller. n features ?f 2 mc-8l family cpu core ? maximum memory space: 64 kbytes ? minimum execution time/interrupt processing time mb89170 series: 1.1 m s/10 m s (at 3.58 mhz oscillation) mb89170a/170l series: 0.6 m s/5.4 m s (at 7.16 mhz oscillation) ? dual-clock control system (mb89170/170a series only) ? i/o ports: max. 37 ports ? 21-bit timebase counter ? watch prescaler (mb89170/170a series only) ? watchdog timer ? 8/16-bit timer/counter: 1 channel (continued) n package 48-pin plastic qfp (fpt-48p-m16) 48-pin ceramic mqfp (mqp-48c-p01)
2 mb89170/170a/170l series (continued) ? 8-bit serial i/o: 1 channel ? dtmf generator (mb89170/170a series only) selectable oscillation frequency (mb89170a series only) ? external interrupt 1: 3 channels three channels are independent and capable of using for wake-up from low-power consumption modes (with an edge detection function). ? external interrupt 2 (wake-up): 8 channels eight channels are independent and capable of using for wake-up from low-power consumption modes (with an l level detection function). ? low-power consumption modes(stop mode, sleep mode, watch mode, and subclock mode) ? cmos technology
3 mb89170/170a/170l series n product lineup * : varies with conditions such as the operating frequency and the assurance range for the dtmf generator.(see n electrical characteristics.) mb89p173 mb89174a mb89p175a mb89pv170a classification mass-produced product (mask rom product) one-time prom product (eprom product) mass-produced product (mask rom product) one-time prom product (eprom product) piggyback/ evaluation product (for evaluation and development) rom size 8 k 8 bits (internal mask rom) 8 k 8 bits (internal prom, to be programmed with general- purpose eprom programmer) 12 k 8 bits (internal mask rom) 16 k 8 bits (internal prom, to be programmed with general- purpose eprom programmer) 32 k 8 bits (external rom) ram size 384 8 bits 512 8 bits 1 k 8 bits cpu functions the number of instructions: 136 instruction bit length: 8 bits instruction length: 1 to 3 bytes data bit length: 1, 8, 16 bits minimum execution time: 1.1 to 17.6 m s at 3.58 mhz, 61 m s at 32.768 khz interrupt processing time: 10 to 160 m s at 3.58 mhz, 562.5 m s at 32.768 khz minimum instruction execution time: 0.6 to 9.6 m s at 7.16 mhz, 61 m s at 32.768 khz interrupt processing time: 5.4 to 86.4 m s at 7.16 mhz, 562.5 m s at 32.768 khz ports output ports (n-ch open-drain): 5 output ports (cmos): 8 i/o ports (cmos): 24 (16 ports also serve as peripherals.) to t a l : 3 7 8/16-bit timer/ counter 8 bits 2 ch or 16 bits 1 ch, capable of rectangular wave output one clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 2.2 m s, 35.2 m s, 563.2 m s; when operating at 3.58 mhz) 8-bit serial i/o 8 bits lsb/msb first selectable one clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 2.2 m s, 8.8 m s, 35.2 m s; when operating at 3.58 mhz) dtmf generator all itu-t (the old name: ccitt) tones selectable as output fixed to oscillation frequency(3.58 mhz) all itu-t (the old name: ccitt) tones selectable as output selectable oscillation frequency(3.58 mhz or 7.16 mhz) external interrupt 1 3 independent channels (selectable edge, interrupt vector, source flag) rising/falling/both edges selectable used also for wake-up from the watch/stop/sleep mode. (edge detection is also permitted in the watch/stop mode.) external interrupt 2 (wake-up) 8 independent channels (l level interrupt) used also for wake-up from the watch/stop/sleep mode. (edge detection is also permitted in the watch/stop mode.) standby mode sleep mode, stop mode, watch mode, and subclock mode process cmos operating voltage* 2.2 v to 6.0 v 2.7 v to 6.0 v 2.2 v to 6.0 v 2.7 v to 6.0 v eprom for use mbm27c256a -20tvm mb89173 item part number
4 mb89170/170a/170l series * : varies with conditions such as the operating frequency and the assurance range for the dtmf generator.(see n electrical characteristics.) mb89p174l classification mass-produced product (mask rom product) rom size 8 k 8 bits (internal mask rom) 12 k 8 bits (internal mask rom) ram size 384 8 bits 512 8 bits cpu functions the number of instructions: 136 instruction bit length: 8 bits instruction length: 1 to 3 bytes data bit length: 1, 8, 16 bits minimum instruction execution time: 0.6 to 9.6 m s at 7.16 mhz, interrupt processing time: 5.4 to 86.4 m s at 7.16 mhz, ports output ports (n-ch open-drain): 5 output ports (cmos): 8 i/o ports (cmos): 24 (16 ports also serve as peripherals.) to t a l : 3 7 8/16-bit timer/ counter 8 bits 2 ch or 16 bits 1 ch, capable of rectangular wave output one clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 2.2 m s, 35.2 m s, 563.2 m s; when operating at 3.58 mhz) 8-bit serial i/o 8 bits lsb/msb first selectable one clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 2.2 m s, 8.8 m s, 35.2 m s; when operating at 3.58 mhz) dtmf generator ? external interrupt 1 3 independent channels (selectable edge, interrupt vector, source flag) rising/falling/both edges selectable used also for wake-up from the stop/sleep mode. (edge detection is also permitted in the stop mode.) external interrupt 2 (wake-up) 8 independent channels (l level interrupt) used also for wake-up from the stop/sleep mode. (edge detection is also permitted in the stop mode.) standby mode sleep mode, stop mode process cmos operating voltage* 2.2 v to 6.0 v eprom for use mb89173l item part number
5 mb89170/170a/170l series n package and corresponding products : available : not available note: for more information about each package, see n package dimensions. n differences among products 1. memory size before evaluating using the piggyback product, verify its differences from the product that will actually be used. 2. current consumption in the case of the mb89pv170a, added is the current consumed by the eprom which is connected to the top socket. 3. mask options functions that can be selected as options and how to designate these options vary with the product. before using options, check n mask options. take particular care on the following points: ? pull-up resistor option cannot be set for p40 to p44 on the mb89p175a. ? each option is fixed on the mb89pv170a. package mb89173 mb89p173 mb89174a mb89p175a mb89173l mb89174l mb89pv170a fpt-48p-m16 mqp-48c-p01
6 mb89170/170a/170l series n pin assignment 1 2 3 4 5 6 7 8 9 10 11 12 n.c. rst mod0 mod1 x0 x1 v cc n.c. n.c. p27 p26 p25 36 35 34 33 32 31 30 29 28 27 26 25 p36/int2 p37/bz p00/int20 p01/int21 p02/int22 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 p10 p11 48 47 46 45 44 43 42 41 40 39 38 37 p40 p41 p42 p43 p44 v ss p30/sck p31/so p32/si p33/ec p34/to/int0 p35/int1 13 14 15 16 17 18 19 20 21 22 23 24 p24 p23 p22 p21 p20 p17 v ss p16 p15 p14 p13 p12 (top view) (fpt-48p-m16) 1 2 3 4 5 6 7 8 9 10 11 12 dtmf rst mod0 mod1 x0 x1 v cc x0a x1a p27 p26 p25 36 35 34 33 32 31 30 29 28 27 26 25 p36/int2 p37/bz p00/int20 p01/int21 p02/int22 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 p10 p11 48 47 46 45 44 43 42 41 40 39 38 37 p40 p41 p42 p43 p44 v ss p30/sck p31/so p32/si p33/ec p34/to/int0 p35/int1 13 14 15 16 17 18 19 20 21 22 23 24 p24 p23 p22 p21 p20 p17 v ss p16 p15 p14 p13 p12 (top view) (fpt-48p-m16) mb89170/170a series mb89170l series
7 mb89170/170a/170l series pin assignment on package top (mb89pv170a only) n.c.: internally connected. do not use. pin no. pin name pin no. pin name pin no. pin name pin no. pin name 49 v pp 57 n.c. 65 o4 73 oe 50a1258a266o574n.c. 51 a7 59 a1 67 o6 75 a11 52 a6 60 a0 68 o7 76 a9 53 a5 61 o1 69 o8 77 a8 54 a4 62 o2 70 ce 78 a13 55 a3 63 o3 71 a10 79 a14 56 n.c. 64 v ss 72 n.c. 80 v cc 1 2 3 4 5 6 7 8 9 10 11 12 dtmf rst mod0 mod1 x0 x1 v cc x0a x1a p27 p26 p25 36 35 34 33 32 31 30 29 28 27 26 25 p36/int2 p37/bz p00/int20 p01/int21 p02/int22 p03/int23 p04/int24 p05/int25 p06/int26 p07/int27 p10 p11 48 47 46 45 44 43 42 41 40 39 38 37 p40 p41 p42 p43 p44 v ss p30/sck p31/so p32/si p33/ec p34/to/int0 p35/int1 13 14 15 16 17 18 19 20 21 22 23 24 p24 p23 p22 p21 p20 p17 v ss p16 p15 p14 p13 p12 (top view) ( mqp-48c-p01 ) 77 78 79 80 49 50 51 52 68 67 66 65 64 63 62 61 69 70 71 72 73 74 75 76 60 59 58 57 56 55 54 53
8 mb89170/170a/170l series n pin description (continued) *1: fpt-48p-m16 *2: mqp-48c-p01 notes: on the mb89170l series, dtmf pin (pin no.:1), x0a pin (pin no.:8) and x1a pin (pin no.:9) are n.c. pins. please connect them with gnd. pin no. pin name circuit type function qfp *1 mqfp *2 5 x0 a main clock crystal oscillator pins 6x1 8 x0a b subclock oscillation pins (32.768 khz) 9x1a 3 mod0 c operation mode selecting pins connect directly to v cc or v ss . 4mod1 2rst d reset i/o pin this pin is of an n-ch open-drain output type with pull-up resistor and of hysteresis input type. l is output from this pin by an internal reset source (optional function). the internal circuit is initialized by the input of l. 34 to 27 p00/int20 to p07/int27 e general-purpose i/o ports also serve as an external interrupt 2 input (wake-up function). external interrupt input is a hysteresis input. 26 to 20, 18 p10 to p17 f general-purpose i/o ports 17 to 10 p20 to p27 h general-purpose output ports 42 p30/sck g general-purpose i/o port also serves as the clock i/o for the 8-bit serial i/o. this port is of hysteresis input type. 41 p31/so g general-purpose i/o port also serves as the data output for the 8-bit serial i/o. this port is of hysteresis input type. 40 p32/si g general-purpose i/o port also serves as the data input for the 8-bit serial i/o. this port is of hysteresis input type. 39 p33/ec g general-purpose i/o port also serves as an external clock input for a 8-bit timer/ counter. this port is of hysteresis input type. 38 p34/to/int0 g general-purpose i/o port also serves as the overflow output for the 8-bit timer/counter and an external interrupt 1 input. this port is of hysteresis input type. 36, 37 p36/int2, p35/int1 g general-purpose i/o ports also serve as an external interrupt 1 input. these ports are of hysteresis input type.
9 mb89170/170a/170l series (continued) *1: fpt-48p-m16 *2: mqp-48c-p01 notes: on the mb89170l series, dtmf pin (pin no.:1), x0a pin (pin no.:8) and x1a pin (pin no.:9) are n.c. pins. pin no. pin name circuit type function qfp *1 mqfp *2 35 p37/bz g general-purpose i/o port also serves as a buzzer output. this port is of hysteresis input type. 48 to 44 p40 to p44 i n-ch open-drain output ports 1 dtmf j dtmf signal output pin 7v cc power supply pin 19, 43 v ss power supply (gnd) pin
10 mb89170/170a/170l series external eprom pins (the mb89pv170a only) * : mqp-48c-p01 pin no. pin name i/o function mqfp * 49 v pp o h level output pin 50 51 52 53 54 55 58 59 60 a12 a7 a6 a5 a4 a3 a2 a1 a0 o address output pins 61 62 63 o1 o2 o3 i data input pins 64 v ss o power supply (gnd) pin 65 66 67 68 69 o4 o5 o6 o7 o8 i data input pins 70 ce o rom chip enable pin outputs h during standby. 71 a10 o address output pin 73 oe o rom output enable pin outputs l at all times. 75 76 77 78 79 a11 a9 a8 a13 a14 o address output pins 80 v cc o eprom power supply pin 56 57 72 74 n.c. internally connected pin be sure to leave them open.
11 mb89170/170a/170l series n i/o circuit type (continued) type circuit remarks a main clock ? oscillation feedback resistor of approximately 1 m w /5 v b subclock ? oscillation feedback resistor of approximately 4.5 m w /5 v ? when single clock mode is selected, the switch is open. c d ? output pull-up resistor (p-ch) of approximately 50 k w /5 v ? hysteresis input e ? cmos output ? cmos input ? hysteresis input ? pull-up resistor optional x1 x0 standby control signal x1a x0a standby control signal r p-ch n-ch p-ch n-ch port resource p-ch r
12 mb89170/170a/170l series (continued) type circuit remarks f ? cmos output ? cmos input ? pull-up resistor optional g ? cmos output ? hysteresis input ? pull-up resistor optional h ? cmos output i ? n-ch open-drain output ? pull-up resistor optional j ? dtmf analog output p-ch n-ch p-ch r n-ch p-ch p-ch r p-ch n-ch n-ch p-ch r opamp
13 mb89170/170a/170l series n handling devices 1. preventing latchup latchup may occur on cmos ics if voltage higher than v cc or lower than v ss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on 1. absolute maximum ratings in n electrical characteristics is applied between v cc to v ss . when latchup occurs, power supply current increases rapidly and might thermally damaged elements. when using, take great care not to exceed the absolute maximum ratings. 2. treatment of unused input pins leaving unused input pins open could cause malfunctions. they should be connected to a pull-up or pull-down registor. 3. treatment of n.c. pins be sure to leave (internally connected) n.c. pins open. 4. power supply voltage fluctuations although operating is assured within the rated range of v cc power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. stabilizing voltage supplied to the ic is therefore important. as stabilization guidelines, it is recommended to control power so that v cc ripple fluctuations (p-p value) will be less than 10% of the standard v cc value at the commercial frequency (50 to 60 hz) and the transient fluctuation rate will be less than 0.1 v/ms at the time of a momentary fluctuation such as when power is switched. 5. precautions when using an external clock when an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode. 6. turning on the supply voltage (only for the mb89p175a) power on sharply up to the option enabling voltage (2 v) within 13 clock cycles after starting of oscillation.
14 mb89170/170a/170l series n programming to the eprom on the mb89p173 and mb89p175a the mb89p173 is an otprom (one-time prom) versions of the mb89170/170l series, and the mb89p175a is of the mb89170a/170l series. 1. features ? 8-kbyte (mb89p173), 16-kbyte (mb89p175a) prom on chip ? options can be set using the eprom programmer (mb89p175a only). ? equivalency to the mbm27c256a in eprom mode (when programmed with the eprom programmer) 2. memory space memory space in each mode such as 8-kbyte prom,16-kbyte prom and option area is diagrammed below. prom 8 kb ffff h 8000 h e000 h not available 0200 h 0080 h 0000 h not available ram i/o 7fff h 0000 h 6000 h prom 16 kb ffff h 8000 h c000 h not available 0280 h 0080 h 0000 h not available ram i/o 7fff h 0000 h not available not available bff6 h bff0 h option area 4000 h 3ff6 h 3ff0 h mb89p173 single chip eprom mode (corresponding addresses on the eprom programmer) mb89p175a single chip eprom mode (corresponding addresses on the eprom programmer) vacancy (read value ff h ) vacancy (read value ff h ) vacancy (read value ff h ) eprom 8 kb eprom 16 kb address address
15 mb89170/170a/170l series 3. programming to the eprom in eprom mode, the mb89p173 and mb89p175a functions equivalent to the mbm27c256a. this allows the prom to be programmed with a general-purpose eprom programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter. programming procedure (mb89p173) (1) set the eprom programmer for the mbm27c256a. (2) load program data into the eprom programmer at 6000 h to 7fff h (note that addresses e000 h to 0ffff h while operating as a single chip correspond to 6000 h to 7fff h in eprom mode). (3) program the data to the eprom with the eprom programmer. programming procedure (mb89p175a) (1) set the eprom programmer for the mbm27c256a. (2) load program data into the eprom programmer at 4000 h to 7fff h (note that addresses c000 h to 0ffff h while operating as a single chip assign to 4000 h to 7fff h in eprom mode). load option data into addresses 3ff0 h to 3ff6 h of the eprom programmer. (for information about each corresponding option, see 7. setting otprom options (mb89p175a only).) (3) program the data to the eprom with the eprom programmer. 4. recommended screening conditions high-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked otprom microcomputer program. 5. programming yield due to its nature, bit programming test cant be conducted as fujitsu delivery test. for this reason, a programming yield of 100% cannot be assured at all times. 6. eprom programmer socket adapter inquiry: sun hayato co., ltd.: tel (81)-3-3986-0403 fax (81)-3-5396-9106 part number package compatible socket adapter sun hayato co., ltd. mb89p175a qfp-48p rom-48qf-28dp-8l program, verify aging + 150 c, 48 hrs. data verification assembly
16 mb89170/170a/170l series 7. setting otprom options (mb89p175a only) the programming procedure is the same as that for the prom. options can be set by programming values at the addresses shown on the memory map. the relationship between bits and options is shown on the following bit map: otprom option bit map note: each bit is set to 1 as the initialized value, therefore the pull-up option is selected. addre ss bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 3ff0 h vacancy readable and writable vacancy readable and writable vacancy readable and writable clock mode select 1: 1 clock 0: 2 clocks reset pin output 1: yes 0: no power-on reset 1: yes 0: no oscillation stabilization time 00 2 3 /f ch 10 2 16 /f ch 01 2 12 /f ch 11 2 18 /f ch 3ff1 h p07 pull-up 1: yes 0: no p06 pull-up 1: yes 0: no p05 pull-up 1: yes 0: no p04 pull-up 1: yes 0: no p03 pull-up 1: yes 0: no p02 pull-up 1: yes 0: no p01 pull-up 1: yes 0: no p00 pull-up 1: yes 0: no 3ff2 h p17 pull-up 1: yes 0: no p16 pull-up 1: yes 0: no p15 pull-up 1: yes 0: no p14 pull-up 1: yes 0: no p13 pull-up 1: yes 0: no p12 pull-up 1: yes 0: no p11 pull-up 1: yes 0: no p10 pull-up 1: yes 0: no 3ff3 h p37 pull-up 1: yes 0: no p36 pull-up 1: yes 0: no p35 pull-up 1: yes 0: no p34 pull-up 1: yes 0: no p33 pull-up 1: yes 0: no p32 pull-up 1: yes 0: no p31 pull-up 1: yes 0: no p30 pull-up 1: yes 0: no 3ff4 h vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable 3ff5 h vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable 3ff6 h vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable vacancy readable and writable
17 mb89170/170a/170l series n programming to the eprom with piggyback/evaluation device 1. eprom for use mbm27c256a-20tvm 2. programming socket adapter to program to the eprom using an eprom programmer, use the socket adapter (manufacturer: sun hayato co., ltd.) listed below. inquiry: sun hayato co., ltd.: tel (81)-3-3986-0403 fax (81)-3-5396-9106 3. memory space memory space in each mode, such as 32-kbyte eprom, is diagrammed below. 4. programming to the eprom (1) set the eprom programmer for the mbm27c256a. (2) load program data into the eprom programmer at 0000 h to 7fff h . (3) program with the eprom programmer. package socket adapter part number lcc-32(square) rom-32lc-28dp-s prom 32 kb ffff h 8000 h 0480 h 0080 h 0000 h not available ram i/o eprom 32 kb 7fff h 0000 h single chip corresponding address on the eprom programmer address
18 mb89170/170a/170l series n block diagram 1. mb89170/170a series main clock oscillator subclock oscillator timebase timer external interrupt 2 (wake-up) cmos i/o ports cmos output port port 0 and port 1 f 2 mc-8l ram mod1, mod0, v cc , v ss 2 the other pins x0 x1 rst p00/int20 to p07/int27 rom 8-bit serial i/o buzzer output n-ch open-drain output port p30/sck p34/to/int0 internal bus reset circuit cpu 8-bit timer/counter cmos i/o port 8 p20 to p27 dtmf generator p10 to p17 port 3 watch prescalar 8 8 external interrupt 1 8-bit timer/counter p33/ec p32/si p31/so p35/int1 p36/int2 p37/bz p40 to p44 dtmf x0a x1a clock controller 5 port 2 port 4 16-bit timer/counter
19 mb89170/170a/170l series 2. mb89170l series main clock oscillator timebase timer external interrupt 2 (wake-up) cmos i/o ports cmos output port port 0 and port 1 f 2 mc-8l ram mod1, mod0, v cc , v ss 2, n.c. 2 the other pins x0 x1 rst p00/int20 to p07/int27 rom 8-bit serial i/o buzzer output n-ch open-drain output port p30/sck p34/to/int0 internal bus cpu 8-bit timer/counter cmos i/o port 8 p20 to p27 p10 to p17 port 3 reset circuit (watch dog timer) 8 8 external interrupt 1 8-bit timer/counter p33/ec p32/si p31/so p35/int1 p36/int2 p37/bz p40 to p44 clock controller 5 port 2 port 4 16-bit timer/counter
20 mb89170/170a/170l series n cpu core 1. memory space the microcontrollers of the mb89170/170a/170l series offer 64 kbytes of memory for storing all of i/o, data, and program areas. the i/o area is allocated from the lowest address. the data area is allocated immediately above the i/o area. the data area can be divided into register, stack, and direct areas according to the application. the program area is allocated from exactly the opposite end of i/o area, that is, near the highest address. the tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. the memory space of the mb89170/170a/170l series is structured as illustrated below. external rom 32 kb ram 1 kb i/o 0000 h ffff h register not available 0080 h 0100 h 0200 h 0480 h 8000 h rom 16 kb ram 512 b i/o 0000 h ffff h register 0080 h 0100 h 0200 h c000 h rom 12 kb ram 512 b i/o 0000 h ffff h register not available 0080 h 0100 h 0200 h 0280 h d000 h rom 8 kb ram 384 b i/o 0000 h ffff h register not available 0080 h 0100 h 0200 h e000 h 0280 h mb89pv170a mb89p175a mb89174a mb89174l mb89p173 mb89173l mb89173 not available memory space
21 mb89170/170a/170l series 2. registers the f 2 mc-8l family has two types of registers; dedicated hardware registers in the cpu and general-purpose memory registers. the following dedicated registers are provided: program counter (pc): a 16-bit register for indicating the instruction storage positions accumulator (a): a 16-bit temporary register for arithmetic operations, etc. when the instruction is an 8-bit data processing instruction, the lower byte is used. temporary accumulator (t): a 16-bit register which is used for arithmetic operations with the accumulator when the instruction is an 8-bit data processing instruction, the lower byte is used. index register (ix): a 16-bit register for index modification extra pointer (ep) : a 16-bit pointer for indicating a memory address stack pointer (sp) : a 16-bit pointer for indicating a stack area progam status (ps) : a 16-bit register for storing a register pointer, a condition code the ps can further be divided into higher 8 bits for use as a register bank pointer (rp) and the lower 8 bits for use as a condition code register (ccr). (see the diagram below.) pc a t ix ep sp ps 16 bits : program counter : accumulator : temporary accumulator : index register : extra pointer : stack pointer : program status fffd h indeterminate indeterminate indeterminate indeterminate indeterminate i-flag = 0, il1, 0 = 11 the other bit values are indeterminate. initial value structure of the program status register vacancy h i il1, 0 n z vc 54 rp ps 109876 3210 15 14 13 12 11 rp ccr vacancy vacancy
22 mb89170/170a/170l series the rp indicates the address of the register bank currently in use. the relationship between the pointer contents and the actual address is based on the conversion rule illustrated below. the ccr consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of cpu operations at the time of an interrupt. h-flag: set to 1 when a carry or a borrow from bit 3 to bit 4 occurs as a result of arithmetic operation. cleared to 0 otherwise. this flag is for decimal adjustment instructions. i-flag: interrupt is enabled when this flag is set to 1. interrupt is disabled when the flag is cleared to 0. cleared to 0 at the reset. il1, 0: indicates the level of the interrupt currently allowed. processes an interrupt only if its request level is higher than the value indicated by this bit. n-flag: set to 1 if the msb becomes 1 as the result of an arithmetic operation. cleared to 0 otherwise. z-flag: set to 1 when an arithmetic operation results in 0. cleared to 0 otherwise. v-flag: set to 1 if the complement on 2 overflows as a result of an arithmetic operation. cleared to 0 if the overflow does not occur. c-flag: set to 1 when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. cleared to 0 otherwise. set to the shift-out value in the case of a shift instruction. il1 il0 interrupt level high-low 00 1 high low 01 10 2 11 3 rule for conversion of actual addresses of the general-purpose register area ? a15 ? a14 ? a13 ? a12 ? a11 ? a10 ? a9 ? a8 r4 a7 r3 a6 r2 a5 r1 a4 r0 a3 b2 a2 b1 a1 b0 a0 lower op codes rp generated addresses
23 mb89170/170a/170l series the following general-purpose registers are provided: general-purpose register: an 8-bit register for storing data the general-purpose registers are of 8 bits and located in the register banks of the memory. one bank contains eight registers and up to a total of 32 banks can be used on the mb89170/170a/170l series . the bank currently in use is indicated by the register bank pointer(rp). register bank configuraiton r 0 r 1 r 2 r 3 r 4 r 5 r 6 r 7 this address = 0100 h + 8 (rp) memor y area 32 banks }
24 mb89170/170a/170l series n i/o map 1. mb89170/170a series (continued) address read/write register name register description 00 h (r/w) pdr0 port 0 data register 01 h (w) ddr0 port 0 data direction register 02 h (r/w) pdr1 port 1 data register 03 h (w) ddr1 port 1 data direction register 04 h (r/w) pdr2 port 2 data register 05 h vacancy 06 h vacancy 07 h (r/w) sycc system clock control register 08 h (r/w) stbc standby control register 09 h (r/w) wdtc watchdog control register 0a h (r/w) tbtc timebase timer control register 0b h (r/w) wpcr watch prescaler control register 0c h (r/w) pdr3 port 3 data register 0d h (r/w) ddr3 port 3 data direction register 0e h (r/w) pdr4 port 4 data register 0f h (r/w) bzcr buzzer register 10 h vacancy 11 h vacancy 12 h vacancy 13 h vacancy 14 h vacancy 15 h vacancy 16 h vacancy 17 h vacancy 18 h (r/w) t2cr timer 2 control register 19 h (r/w) t1cr timer 1 control register 1a h (r/w) t2dr timer 2 data register 1b h (r/w) t1dr timer 1 data register 1c h (r/w) smr serial mode register 1d h (r/w) sdr serial data register 1e h vacancy 1f h vacancy
25 mb89170/170a/170l series (continued) * r/w: readable and writable r: read only w: write only note: do not use vacancies. address read/write * register name register description 20 h (r/w) dtmc dtmf control register 21 h (r/w) dtmd dtmf data register 22 h vacancy 23 h (r/w) eic1 external interrupt control register 1 24 h (r/w) eic2 external interrupt control register 2 25 h to 31 h vacancy 32 h (r/w) eie2 external interrupt 2 enable register 33 h (r/w) eif2 external interrupt 2 flag register 34 h to 7b h vacancy 7c h (w) ilr1 interrupt level setting register 1 7d h (w) ilr2 interrupt level setting register 2 7e h (w) ilr3 interrupt level setting register 3 7f h vacancy
26 mb89170/170a/170l series 2. mb89170l series (continued) address read/write register name register description 00 h (r/w) pdr0 port 0 data register 01 h (w) ddr0 port 0 data direction register 02 h (r/w) pdr1 port 1 data register 03 h (w) ddr1 port 1 data direction register 04 h (r/w) pdr2 port 2 data register 05 h vacancy 06 h vacancy 07 h (r/w) sycc system clock control register 08 h (r/w) stbc standby control register 09 h (r/w) wdtc watchdog control register 0a h (r/w) tbtc timebase timer control register 0b h vacancy 0c h (r/w) pdr3 port 3 data register 0d h (r/w) ddr3 port 3 data direction register 0e h (r/w) pdr4 port 4 data register 0f h (r/w) bzcr buzzer register 10 h vacancy 11 h vacancy 12 h vacancy 13 h vacancy 14 h vacancy 15 h vacancy 16 h vacancy 17 h vacancy 18 h (r/w) t2cr timer 2 control register 19 h (r/w) t1cr timer 1 control register 1a h (r/w) t2dr timer 2 data register 1b h (r/w) t1dr timer 1 data register 1c h (r/w) smr serial mode register 1d h (r/w) sdr serial data register 1e h vacancy 1f h vacancy
27 mb89170/170a/170l series (continued) * r/w: readable and writable r: read only w: write only note: do not use vacancies. as for mb89170l series, wpcr register(0b h ), dtmc register(20 h ) and dtmd register(21 h ) become vacancy. address read/write * register name register description 20 h vacancy 21 h vacancy 22 h vacancy 23 h (r/w) eic1 external interrupt control register 1 24 h (r/w) eic2 external interrupt control register 2 25 h to 31 h vacancy 32 h (r/w) eie2 external interrupt 2 enable register 33 h (r/w) eif2 external interrupt 2 flag register 34 h to 7b h vacancy 7c h (w) ilr1 interrupt level setting register 1 7d h (w) ilr2 interrupt level setting register 2 7e h (w) ilr3 interrupt level setting register 3 7f h vacancy
28 mb89170/170a/170l series n electrical characteristics 1. absolute maximum ratings (v ss = 0.0 v) warning: semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. do not exceed these ratings. parameter symbol value unit remarks min. max. power supply voltage v cc v ss C 0.3 v ss + 7.0 v input voltage v i v ss C 0.3 v cc + 0.3 v except p40 to p44 v i2 v ss C 0.3 v cc + 0.3 v p40 to p44 (with pull-up option) v ss C 0.3 v ss + 7.0 v p40 to p44 (without pull-up option) output voltage v o v ss C 0.3 v cc + 0.3 v except p40 to p44 v o2 v ss C 0.3 v cc + 0.3 v p40 to p44 (with pull-up option) v ss C 0.3 v ss + 7.0 v p40 to p44 (without pull-up option) l level maximum output current i ol ? 10 ma l level average output current i olav ? 4ma average value (operating current operating rate) l level total maximum output current s i ol ? 100 ma l level total average output current s i olav ? 20 ma average value (operating current operating rate) h level maximum output current i oh ? C10 ma h level average output current i ohav ? C2 ma average value (operating current operating rate) h level total maximum output current s i oh ? C25 ma h level total average output current s i ohav ? C10 ma average value (operating current operating rate) power consumption p d ? 200 mw operating temperature t a C40 +85 c storage temperature tstg C55 +150 c
29 mb89170/170a/170l series 2. recommended operating conditions (v ss = 0.0 v) * : these values vary with the operating frequency, instruction cycle, and the assurance range for the dtmf gen- erator. see figure 1 and (7) electrical characteristics of dtmf generator in 4. ac characteristics. parameter symbol value unit remarks min. max. power supply voltage v cc 2.2* 6.0* v normal operation assurance range* mb89174a/173/174l/173l 2.7* 6.0* v normal operation assurance range* mb89pv170a/p175a/p173 1.5 6.0 v retains the ram state in the stop mode operating temperature t a C40 +85 c assurance range for dtmf generator operating assurance range 6 5 4 3 2 1 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 4.0 2.0 1.33 1.0 0.8 0.67 0.57 0.5 operating voltage (v) main clock operating frequency (at an instruction cycle of 4/f ch ) (mhz) minimum execution time (instruction cycle) (s) note: the shaded area is assured only for the mb89170a series. figure 1 operating voltage vs. main clock operating frequency(mb89170/170a series)
30 mb89170/170a/170l series figure 1 and figure 2 indicates the operating frequency of the external oscillator at an instruction cycle of 4/f ch . since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear. warning: the recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. all of the devices electrical characteristics are warranted when the device is operated within these ranges. always use semiconductor devices within their recommended operating condition ranges. operation outside these ranges may adversely affect reliability and could result in device failure. no warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. users considering application outside the listed conditions are advised to contact their fujitsu representatives beforehand. operating assurance range 6 5 4 3 2 1 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 4.0 2.0 1.33 1.0 0.8 0.67 0.57 0.5 operating voltage (v) main clock operating frequency (at an instruction cycle of 4/f ch ) (mhz) minimum execution time (instruction cycle) (s) figure 2 operating voltage vs. main clock operating frequency(mb89170l series)
31 mb89170/170a/170l series 3. dc characteristics (v cc = 5.0 v, av ss = v ss = 0.0 v, t a = C40 c to +85 c) (continued) parameter sym- bol pin name condition value unit remarks min. typ. max. h level input voltage v ih p00 to p07, p10 to p17 ? 0.7 v cc ? v cc + 0.3 v v ihs rst , mod0, mod1, p30 to p37, int20 to int27 0.8 v cc ? v cc + 0.3 v l level input voltage v il p00 to p07, pi0 to pi7 v ss - 0.3 ? 0.3 v cc v v ils rst , mod0, mod1, p30 to p37, int20 to int27 v ss - 0.3 ? 0.2 v cc v open-drain output pin applied voltage v d p40 to p44 v ss - 0.3 ? v ss + 6.0 v h level output voltage v oh p00 to p07, p10 to p17, p20 to p27, p30 to p37 i oh = C2.0 ma 2.4 ?? v l level output voltage v ol1 p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p44 i ol = 1.8 ma ?? 0.4 v v ol2 rst i ol = 4.0 ma ?? 0.6 v input leakage current (hi-z output leakage current) i li1 p00 to p07, p10 to p17, p20 to p27, p30 to p37, p40 to p44, mod0, mod1 0.0 v < v i < v cc ?? 5 m a without pull- up resistor pull-up resistance r pull p00 to p07, p10 to p17, p30 to p37, p40 to p44, rst v i = 0.0 v 25 50 100 k w with pull-up resistor
32 mb89170/170a/170l series (continued) (v cc = 5.0 v, av ss = v ss = 0.0 v, t a = C40 c to +85 c) * : the power supply current is measured at the external clock. parameter symbol pin name condition value unit remarks min. typ. max. power supply voltage* i cc v cc (when dtmf is not operating) v cc = 5.0 v f ch = 3.58 mhz ? main clock operation mode ? highest gear speed 3.5 8ma mb89173/ 174a/173l/ 174l 6.510ma mb89p173/ p175a i ccs1 v cc = 5.0 v f ch = 3.58 mhz ? main clock sleep mode ? highest gear speed 2 5ma i ccs2 v cc = 3.0 v f cl = 32.768 khz ? subclock sleep mode 2550 m a i cch t a = +25 c ? subclock stop mode ? main clock stop mode in single clock system 1 m a i csb v cc = 3.0 v f cl = 32.768 khz ? subclock operation mode 50 100 m a mb89173/ 174a 1 3ma mb89p173/ p175a i cct v cc = 3.0 v ? watch mode 15 m a i d v cc (when dtmf is operating) v cc = 5.0 v f ch = 3.58 mhz ? main clock operation mode ? highest gear speed 5.510ma mb89173/ 174a 8.513ma mb89p173/ p175a input capacitance c in other than v cc , v ss f = 1 mhz 10 pf
33 mb89170/170a/170l series 4. ac characteristics (1) reset timing (v cc = 5.0 v 10%, v ss = 0.0 v, t a = C40 c to +85 c) (2) power-on reset (v ss = 0.0 v, t a = C40 c to +85 c) note: make sure that power supply rises within the oscillation stabilization time selected. if power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended. parameter symbol condition value unit remarks min. max. rst l pulse width t zlzh 48 t hcyl ns parameter symbol condition value unit remarks min. max. power supply rising time t r 50 ms power-on reset function only power supply cut-off time t off 1 ms due to repeated operations 0.2 v cc 0.2 v cc rst t zlzh 0.2 v 0.2 v 2.0 v v cc 0.2 v t r t off
34 mb89170/170a/170l series (3) clock timing (v ss = 0.0 v, t a = C40 c to +85 c) parameter symbol pin name condition value unit remarks min. typ. max. clock frequency f ch x0, x1 1 3.58 mhz mb89173/ p173 1 7.16 mhz mb89174a/ p175a/ pv170a/ 173l/174l f cl x0a, x1a 32.768 khz subclock clock cycle time t hcyl x0, x1 280 1000 ns mb89173/ p173 140 1000 ns mb89174a/ p175a/ pv170a/ 173l/174l t lcyl x0a, x1a 30.5 m s subclock input clock pulse width p wh p wl x0 20 ns external clock p whl p wll x0a 15.2 m s external clock input clock rising/ falling time t cr t cf x0, x0a 10 ns external clock when a crystal or ceramic resonator is used when an external clock is used x0 x1 open x0 x1 x0 t cr 0.8 v cc 0.2 v cc p wh t hcyl t cf p wl 0.8 v cc 0.2 v cc 0.2 v cc main clock timing condition main clock configurations
35 mb89170/170a/170l series (4) instruction cycle parameter symbol value (typical) unit remarks instruction cycle (minimum execution time) t inst 4/f ch , 8/f ch , 16/f ch , 64/f ch m s (4/f c ) t inst = 1.1 m s when operating at f c = 3.58 mhz 2/f cl m s t inst = 61.036 m s when operating at f cl = 32.768 khz (mb89170/170a series only) x0a t cr 0.8 v cc 0.2 v cc p whl t lcyl t cf p wll 0.8 v cc 0.2 v cc 0.2 v cc open x0a x1a when an external clock is used x0a x1a when a crystal or ceramic resonator is used x0a x1a when a single clock option is used subclock timing condition subclock configurations
36 mb89170/170a/170l series (5) recommend resonator manufacturers (6) serial i/o timing (v cc = +5.0 v 10%, v ss = 0.0 v, t a = C40 c to +85 c) * : for information on t inst , see (4) instruction cycle. parameter symbol pin condition value unit remarks min. max. serial clock cycle time t scyc sck internal shift clock mode 2 t inst * m s sck ? so time t slov sck, so C200 200 ns valid si ? sck t ivsh si, sck 0.5 t inst * m s sck - ? valid si hold time t shix sck, si 0.5 t inst * m s serial clock h pulse width t shsl sck external shift clock mode 1 t inst * m s serial clock l pulse width t slsh 1 t inst * m s sck ? so time t slov sck, so 0 200 ns valid si ? sck - t ivsh si, sck 0.5 t inst * m s sck - ? valid si hold time t shix sck, si 0.5 t inst * m s sample application of piezoelectric resonator (far family) x0 x1 far *1 c1 *2 c2 *2 *1: fujitsu acoustic resonator inquiry: fujitsu limited far part number (built-in capacitor type) frequency (mhz) initial deviation of far frequency (t a = +25 c) temperature characteristics of far frequency (t a = C20 c+60 c) loading capacitors* 2 far-c4 a-03580- 01 3.58 0.5% 0.5% built-in (mb89170 series only)
37 mb89170/170a/170l series 0.8 v 2.4 v t scyc 2.4 v t slov 0.2 v cc t shix 0.8 v 0.8 v t ivsh 0.8 v cc 0.2 v cc 0.8 v cc sck so si 0.2 v cc t slsh 2.4 v t slov 0.2 v cc t shix 0.8 v cc 0.8 v t ivsh 0.8 v cc 0.2 v cc 0.8 v cc t shsl 0.8 v cc 0.2 v cc so si sck internal shift clock mode external shift clock mode
38 mb89170/170a/170l series (7) peripheral input timing (v cc = +5.0 v 10%, v ss = 0.0 v, t a = C40 c to +85 c) * : for information on t inst, see (4) instruction cycle. (8) electrical characteristics of dtmf generator (v ss = 0.0 v, f ch = 3.579545 mhz, t a = C30 c to + 60 c) parameter symbol pin name value unit remarks min. max. peripheral input h pulse width 1 t ilih1 ec, int0 to int2, int20 to int27 2 t inst * m s peripheral input l pulse width 1 t ihil1 2 t inst * m s parameter symbol condition value unit remarks min. typ. max. operating voltage range 3.0 6.0 v mb89p173 2.4 6.0 v mb89173/174a 2.7 6.0 v mb89p175a output load requirements r o v cc = 4.5 v to 6.0 v 30 k w defined when the dtmf pin is connected to a pull- down resistor for the mb89p173. v cc = 3.0 v to 4.5 v 200 k w v cc = 2.4 v to 6 v 30 k w defined when the dtmf pin is connected to a pull- down resistor for the mb89173/174a v cc = 2.7 v to 6 v mb89p175a dtmf output offset voltage (at signal output) v mof v cc = 5.0 v 2.4 v when the dtmf pin is open for mb89p173. 0.6 v when the dtmf pin is open for the mb89173/ 174a/p175a. dtmf output amplitude (col single tone) v mfoc v cc = 5.0 v 450 530 600 mv p-p when dtmf pin is open. dtmf output amplitude (row single tone) v mfor v cc = 5.0 v 350 420 480 mv p-p difference between col and row levels r mf 1.6 2.0 2.4 db 0.2 v cc 0.8 v cc t ihil1 0.8 v cc ec int0 to int2 int20 to int27 0.2 v cc t ilih1
39 mb89170/170a/170l series n example characteristics v ihs v ils 0.00 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 v in (v) v cc (v) 1.00 2.00 3.00 4.00 5.00 6.00 7.00 t a = +25 c v ihs : v ils : threshold when input voltage in hysteresis characteristics is set to ??level threshold when input voltage in hysteresis characteristics is set to ??level v in vs. v cc 0.00 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5 0 v in (v) v cc ( v ) 1.00 2.00 3.00 4.00 5.00 6.00 7.00 t a = +25 c v in vs. v cc (1) l level output voltage (2) h level output voltage (3) h level input voltage/low level input (4) h level input voltage/l level input voltage (cmos input) voltage (hysteresis input) v ol (v) v cc = 4.0 v v cc = 5.0 v v cc = 6.0 v i ol ( ma ) 012345678910 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 1.1 v cc = 2.5 v v cc = 2.2 v v cc = 3.0 v t a = +25 c v ol vs. i ol v cc ?v oh (v) v cc = 6.0 v v cc = 5.0 v v cc = 4.0 v i oh (ma) 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0.0 1.1 v cc = 2.5 v v cc = 2.2 v 0.0 v cc = 3.0 v t a = +25 c ?.5 ?.0 ?.5 ?.0 ?.5 ?.0 v cc ?v oh vs. i oh
40 mb89170/170a/170l series (5) power supply current (6) pull-up resistance i cc (ma) 6 5 4 3 2 1 0 i cc vs. v cc 1234567 v cc (v) divide-by-8 f ch = 3.58 mhz t a = +25 c divide-by-16 divide-by-64 divide-by-4 (i cc ) i d (ma) 6 5 4 3 2 1 0 i d vs. v cc 1234567 v cc (v) divide-by-4 (i d ) f ch = 3.58 mhz t a = +25 c divide-by-8 divide-by-16 divide-by-64 1234567 1000 r pull (k w ) v cc ( v ) 300 100 50 10 0 t a = +25 c r pull vs. v cc
41 mb89170/170a/170l series n instructions (136 instructions) execution instructions can be divided into the following four groups: ? transfer ? arithmetic operation ? branch ?others table 1 lists symbols used for notation of instructions. table 1 instruction symbols symbol meaning dir direct address (8 bits) off offset (8 bits) ext extended address (16 bits) #vct vector table number (3 bits) #d8 immediate data (8 bits) #d16 immediate data (16 bits) dir: b bit direct address (8:3 bits) rel branch relative address (8 bits) @ register indirect (example: @a, @ix, @ep) a accumulator a (whether its length is 8 or 16 bits is determined by the instruction in use.) ah upper 8 bits of accumulator a (8 bits) al lower 8 bits of accumulator a (8 bits) t temporary accumulator t (whether its length is 8 or 16 bits is determined by the instruction in use.) th upper 8 bits of temporary accumulator t (8 bits) tl lower 8 bits of temporary accumulator t (8 bits) ix index register ix (16 bits) ep extra pointer ep (16 bits) pc program counter pc (16 bits) sp stack pointer sp (16 bits) ps program status ps (16 bits) dr accumulator a or index register ix (16 bits) ccr condition code register ccr (8 bits) rp register bank pointer rp (5 bits) ri general-purpose register ri (8 bits, i = 0 to 7) indicates that the very is the immediate data. (whether its length is 8 or 16 bits is determined by the instruction in use.) ( ) indicates that the contents of is the target of accessing. (whether its length is 8 or 16 bits is determined by the instruction in use.) (( )) the address indicated by the contents of is the target of accessing. (whether its length is 8 or 16 bits is determined by the instruction in use.)
42 mb89170/170a/170l series columns indicate the following: mnemonic: assembler notation of an instruction ~: the number of instructions #: the number of bytes operation: operation of an instruction tl, th, ah: a content change when each of the tl, th, and ah instructions is executed. symbols in the column indicate the following: ? C indicates no change. ? dh is the 8 upper bits of operation description data. ? al and ah must become the contents of al and ah prior to the instruction executed. ? 00 becomes 00. n, z, v, c: an instruction of which the corresponding flag will change. if + is written in this column, the relevant instruction will change its corresponding flag. op code: code of an instruction. if an instruction is more than one code, it is written according to the following rule: example: 48 to 4f ? this indicates 48, 49, ... 4f.
43 mb89170/170a/170l series table 2 transfer instructions (48 instructions) notes: during byte transfer to a, t ? a is restricted to low bytes. operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (reverse arrangement of f 2 mc-8 family) mnemonic ~ # operation tl th ah n z v c op code mov dir,a mov @ix +off,a mov ext,a mov @ep,a mov ri,a mov a,#d8 mov a,dir mov a,@ix +off mov a,ext mov a,@a mov a,@ep mov a,ri mov dir,#d8 mov @ix +off,#d8 mov @ep,#d8 mov ri,#d8 movw dir,a movw @ix +off,a movw ext,a movw @ep,a movw ep,a movw a,#d16 movw a,dir movw a,@ix +off movw a,ext movw a,@a movw a,@ep movw a,ep movw ep,#d16 movw ix,a movw a,ix movw sp,a movw a,sp mov @a,t movw @a,t movw ix,#d16 movw a,ps movw ps,a movw sp,#d16 swap setb dir: b clrb dir: b xch a,t xchw a,t xchw a,ep xchw a,ix xchw a,sp movw a,pc 3 4 4 3 3 2 3 4 4 3 3 3 4 5 4 4 4 5 5 4 2 3 4 5 5 4 4 2 3 2 2 2 2 3 4 3 2 2 3 2 4 4 2 3 3 3 3 2 2 2 3 1 1 2 2 2 3 1 1 1 3 3 2 2 2 2 3 1 1 3 2 2 3 1 1 1 3 1 1 1 1 1 1 3 1 1 3 1 2 2 1 1 1 1 1 1 (dir) ? (a) ( (ix) +off ) ? (a) (ext) ? (a) ( (ep) ) ? (a) (ri) ? (a) (a) ? d8 (a) ? (dir) (a) ? ( (ix) +off) (a) ? (ext) (a) ? ( (a) ) (a) ? ( (ep) ) (a) ? (ri) (dir) ? d8 ( (ix) +off ) ? d8 ( (ep) ) ? d8 (ri) ? d8 (dir) ? (ah),(dir + 1) ? (al) ( (ix) +off) ? (ah), ( (ix) +off + 1) ? (al) (ext) ? (ah), (ext + 1) ? (al) ( (ep) ) ? (ah),( (ep) + 1) ? (al) (ep) ? (a) (a) ? d16 (ah) ? (dir), (al) ? (dir + 1) (ah) ? ( (ix) +off), (al) ? ( (ix) +off + 1) (ah) ? (ext), (al) ? (ext + 1) (ah) ? ( (a) ), (al) ? ( (a) ) + 1) (ah) ? ( (ep) ), (al) ? ( (ep) + 1) (a) ? (ep) (ep) ? d16 (ix) ? (a) (a) ? (ix) (sp) ? (a) (a) ? (sp) ( (a) ) ? (t) ( (a) ) ? (th),( (a) + 1) ? (tl) (ix) ? d16 (a) ? (ps) (ps) ? (a) (sp) ? d16 (ah) ? (al) (dir): b ? 1 (dir): b ? 0 (al) ? (tl) (a) ? (t) (a) ? (ep) (a) ? (ix) (a) ? (sp) (a) ? (pc) C C C C C al al al al al al al C C C C C C C C C al al al al al al C C C C C C C C C C C C C C C al al C C C C C C C C C C C C C C C C C C C C C C C C C ah ah ah ah ah ah C C C C C C C C C C C C C C C C ah C C C C C C C C C C C C C C C C C C C C C C C C C dh dh dh dh dh dh dh C C dh C dh C C C dh C C al C C C dh dh dh dh dh C C C C C C C C C C C C C C C C C C C C + + C C + + C C + + C C + + C C + + C C + + C C + + C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + + C C + + C C + + C C + + C C + + C C + + C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + + + + C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C 45 46 61 47 48 to 4f 04 05 06 60 92 07 08 to 0f 85 86 87 88 to 8f d5 d6 d4 d7 e3 e4 c5 c6 c4 93 c7 f3 e7 e2 f2 e1 f1 82 83 e6 70 71 e5 10 a8 to af a0 to a7 42 43 f7 f6 f5 f0
44 mb89170/170a/170l series table 3 arithmetic operation instructions (62 instructions) (continued) mnemonic ~ # operation tl th ah n z v c op code addc a,ri addc a,#d8 addc a,dir addc a,@ix +off addc a,@ep addcw a addc a subc a,ri subc a,#d8 subc a,dir subc a,@ix +off subc a,@ep subcw a subc a inc ri incw ep incw ix incw a dec ri decw ep decw ix decw a mulu a divu a andw a orw a xorw a cmp a cmpw a rorc a rolc a cmp a,#d8 cmp a,dir cmp a,@ep cmp a,@ix +off cmp a,ri daa das xor a xor a,#d8 xor a,dir xor a,@ep xor a,@ix +off xor a,ri and a and a,#d8 and a,dir 3 2 3 4 3 3 2 3 2 3 4 3 3 2 4 3 3 3 4 3 3 3 19 21 3 3 3 2 3 2 2 2 3 3 4 3 2 2 2 2 3 3 4 3 2 2 3 1 2 2 2 1 1 1 1 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 1 2 1 1 1 1 2 2 1 2 1 1 2 2 (a) ? (a) + (ri) + c (a) ? (a) + d8 + c (a) ? (a) + (dir) + c (a) ? (a) + ( (ix) +off) + c (a) ? (a) + ( (ep) ) + c (a) ? (a) + (t) + c (al) ? (al) + (tl) + c (a) ? (a) - (ri) - c (a) ? (a) - d8 - c (a) ? (a) - (dir) - c (a) ? (a) - ( (ix) +off) - c (a) ? (a) - ( (ep) ) - c (a) ? (t) - (a) - c (al) ? (tl) - (al) - c (ri) ? (ri) + 1 (ep) ? (ep) + 1 (ix) ? (ix) + 1 (a) ? (a) + 1 (ri) ? (ri) - 1 (ep) ? (ep) - 1 (ix) ? (ix) - 1 (a) ? (a) - 1 (a) ? (al) (tl) (a) ? (t) / (al),mod ? (t) (a) ? (a) (t) (a) ? (a) (t) (a) ? (a) " (t) (tl) - (al) (t) - (a) (a) - d8 (a) - (dir) (a) - ( (ep) ) (a) - ( (ix) +off) (a) - (ri) decimal adjust for addition decimal adjust for subtraction (a) ? (al) " (tl) (a) ? (al) " d8 (a) ? (al) " (dir) (a) ? (al) " ( (ep) ) (a) ? (al) " ( (ix) +off) (a) ? (al) " (ri) (a) ? (al) (tl) (a) ? (al) d8 (a) ? (al) (dir) C C C C C C C C C C C C C C C C C C C C C C C dl C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C 00 C C C C C C C C C C C C C C C C C C C C C C C C C C C C dh C C C C C C dh C C C C dh C C C dh dh 00 dh dh dh C C C C C C C C C C C C C C C C C C C C + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + C C C C C C C C C + + C C + + + C C C C C C C C C + + C C C C C C C C C C + + r C + + r C + + r C + + + + + + + + + + C + + + C + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C 28 to 2f 24 25 26 27 23 22 38 to 3f 34 35 36 37 33 32 c8 to cf c3 c2 c0 d8 to df d3 d2 d0 01 11 63 73 53 12 13 03 02 14 15 17 16 18 to 1f 84 94 52 54 55 57 56 58 to 5f 62 64 65 a c ? ? ?? a c
45 mb89170/170a/170l series (continued) table 4 branch instructions (17 instructions) table 5 other instructions (9 instructions) mnemonic ~ # operation tl th ah n z v c op code and a,@ep and a,@ix +off and a,ri or a or a,#d8 or a,dir or a,@ep or a,@ix +off or a,ri cmp dir,#d8 cmp @ep,#d8 cmp @ix +off,#d8 cmp ri,#d8 incw sp decw sp 3 4 3 2 2 3 3 4 3 5 4 5 4 3 3 1 2 1 1 2 2 1 2 1 3 2 3 2 1 1 (a) ? (al) ( (ep) ) (a) ? (al) ( (ix) +off) (a) ? (al) (ri) (a) ? (al) (tl) (a) ? (al) d8 (a) ? (al) (dir) (a) ? (al) ( (ep) ) (a) ? (al) ( (ix) +off) (a) ? (al) (ri) (dir) C d8 ( (ep) ) C d8 ( (ix) + off) C d8 (ri) C d8 (sp) ? (sp) + 1 (sp) ? (sp) C 1 C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + r C + + + + + + + + + + + + + + + + C C C C C C C C 67 66 68 to 6f 72 74 75 77 76 78 to 7f 95 97 96 98 to 9f c1 d1 mnemonic ~ # operation tl th ah n z v c op code bz/beq rel bnz/bne rel bc/blo rel bnc/bhs rel bn rel bp rel blt rel bge rel bbc dir: b,rel bbs dir: b,rel jmp @a jmp ext callv #vct call ext xchw a,pc ret reti 3 3 3 3 3 3 3 3 5 5 2 3 6 6 3 4 6 2 2 2 2 2 2 2 2 3 3 1 3 1 3 1 1 1 if z = 1 then pc ? pc + rel if z = 0 then pc ? pc + rel if c = 1 then pc ? pc + rel if c = 0 then pc ? pc + rel if n = 1 then pc ? pc + rel if n = 0 then pc ? pc + rel if v " n = 1 then pc ? pc + rel if v " n = 0 then pc ? pc + rei if (dir: b) = 0 then pc ? pc + rel if (dir: b) = 1 then pc ? pc + rel (pc) ? (a) (pc) ? ext vector call subroutine call (pc) ? (a),(a) ? (pc) + 1 return from subrountine return form interrupt C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C dh C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C + C C C + C C C C C C C C C C C C C C C C C C C C C C C C C C restore fd fc f9 f8 fb fa ff fe b0 to b7 b8 to bf e0 21 e8 to ef 31 f4 20 30 mnemonic ~ # operation tl th ah n z v c op code pushw a popw a pushw ix popw ix nop clrc setc clri seti 4 4 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 C C C C C C C C C C C C C C C C C C C dh C C C C C C C C C C C C C C C C C C C C C C C C C C C C C C r C C C s C C C C C C C C 40 50 41 51 00 81 91 80 90
46 mb89170/170a/170l series n instruction map h l 0123456789 abcdef 0 nop swap ret reti pushw a popw a mov a,ext movw a,ps clri seti clrb dir: 0 bbc dir: 0,rel incw a decw a jmp @a movw a,pc 1 mulu a divu a jmp addr16 call addr16 pushw ix popw ix mov ext,a movw ps,a clrc setc clrb dir: 1 bbc dir: 1,rel incw sp decw sp movw sp,a movw a,sp 2 rolc a cmp a addc a subc a xch a, t xor a and a or a mov @a,t mov a,@a clrb dir: 2 bbc dir: 2,rel incw ix decw ix movw ix,a movw a,ix 3 rorc a cmpw a addcw a subcw a xchw a, t xorw a andw a orw a movw @a,t movw a,@a clrb dir: 3 bbc dir: 3,rel incw ep decw ep movw ep,a movw a,ep 4 mov a,#d8 cmp a,#d8 addc a,#d8 subc a,#d8 xor a,#d8 and a,#d8 or a,#d8 daa das clrb dir: 4 bbc dir: 4,rel movw a,ext movw ext,a movw a,#d16 xchw a,pc 5 mov a,dir cmp a,dir addc a,dir subc a,dir mov dir,a xor a,dir and a,dir or a,dir mov dir,#d8 cmp dir,#d8 clrb dir: 5 bbc dir: 5,rel movw a,dir movw dir,a movw sp,#d16 xchw a,sp 6 mov a,@ix +d cmp a,@ix +d addc a,@ix +d subc a,@ix +d mov @ix +d,a xor a,@ix +d and a,@ix +d or a,@ix +d mov @ix +d,#d8 cmp @ix +d,#d8 clrb dir: 6 bbc dir: 6,rel movw a,@ix +d movw @ix +d,a movw ix,#d16 xchw a,ix 7 mov a,@ep cmp a,@ep addc a,@ep subc a,@ep mov @ep,a xor a,@ep and a,@ep or a,@ep mov @ep,#d8 cmp @ep,#d8 clrb dir: 7 bbc dir: 7,rel movw a,@ep movw @ep,a movw ep,#d16 xchw a,ep 8 mov a,r0 cmp a,r0 addc a,r0 subc a,r0 mov r0,a xor a,r0 and a,r0 or a,r0 mov r0,#d8 cmp r0,#d8 setb dir: 0 bbs dir: 0,rel inc r0 dec r0 callv #0 bnc rel 9 mov a,r1 cmp a,r1 addc a,r1 subc a,r1 mov r1,a xor a,r1 and a,r1 or a,r1 mov r1,#d8 cmp r1,#d8 setb dir: 1 bbs dir: 1,rel inc r1 dec r1 callv #1 bc rel a mov a,r2 cmp a,r2 addc a,r2 subc a,r2 mov r2,a xor a,r2 and a,r2 or a,r2 mov r2,#d8 cmp r2,#d8 setb dir: 2 bbs dir: 2,rel inc r2 dec r2 callv #2 bp rel b mov a,r3 cmp a,r3 addc a,r3 subc a,r3 mov r3,a xor a,r3 and a,r3 or a,r3 mov r3,#d8 cmp r3,#d8 setb dir: 3 bbs dir: 3,rel inc r3 dec r3 callv #3 bn rel c mov a,r4 cmp a,r4 addc a,r4 subc a,r4 mov r4,a xor a,r4 and a,r4 or a,r4 mov r4,#d8 cmp r4,#d8 setb dir: 4 bbs dir: 4,rel inc r4 dec r4 callv #4 bnz rel d mov a,r5 cmp a,r5 addc a,r5 subc a,r5 mov r5,a xor a,r5 and a,r5 or a,r5 mov r5,#d8 cmp r5,#d8 setb dir: 5 bbs dir: 5,rel inc r5 dec r5 callv #5 bz rel e mov a,r6 cmp a,r6 addc a,r6 subc a,r6 mov r6,a xor a,r6 and a,r6 or a,r6 mov r6,#d8 cmp r6,#d8 setb dir: 6 bbs dir: 6,rel inc r6 dec r6 callv #6 bge rel f mov a,r7 cmp a,r7 addc a,r7 subc a,r7 mov r7,a xor a,r7 and a,r7 or a,r7 mov r7,#d8 cmp r7,#d8 setb dir: 7 bbs dir: 7,rel inc r7 dec r7 callv #7 blt rel
47 mb89170/170a/170l series n mask options note: reset is input asynchronized with the internal clock whether power-on reset is provided or not. n ordering information no. part number mb89173l mb89174l mb89p173 mb89173 mb89174a MB89P173-201 mb89p175a mb89pv170a specifying procedure specify when ordering masking specify when ordering masking standard option product set with eprom programmer setting not possible 1 pull-up resistors p00 to p07, p10 to p17 p30 to p37, p40 to p44 can be selected per pin can be selected per pin all ports fixed to no pull- up resistor can be set per pin (however, p40 to p44 are available only for no pull-up resistor.) all ports fixed to no pull-up resistor option 2 power-on reset power-on reset provided no power-on reset selectable selectable fixed to no power-on reset option setting possible fixed to power-on reset option 3 selection of oscillation stabilization time initial value (when operating at f ch = 3.58 mhz) 3: 2 18 /f ch (approx. 73.2 ms) 2: 2 16 /f ch (approx. 18.3 ms) 1: 2 12 /f ch (approx. 1.1 ms) 0: 2 3 /f ch (approx. 0 ms) selectable selectable fixed to 2 16 /f ch setting possible fixed to 2 18 / f ch 4 reset pin output reset output enabled reset output disabled selectable selectable fixed to reset output option setting possible fixed to reset output option 5 clock mode selection dual-clock mode single-clock mode fixed to single-clock mode selectable fixed to dual- clock mode setting possible fixed to dual- clock mode part number package remarks mb89173pf mb89174apf mb89p173pf mb89p175apf mb89173lpf mb89174lpf 48-pin plastic qfp (fpt-48p-m16) mb89pv170acf 48-pin ceramic mqfp (mqp-48c-p01)
48 mb89170/170a/170l series n package dimension c 1994 fujitsu limited f48026s-1c-1 details of "a" part 17.20?.40 0.30?.06 (.012?002) 0.16(.006) m 13.60?.40 8.80 (.535?016) (.346) ref 0.15(.006) index details of "b" part 12 1 25 36 37 24 13 48 0.80(.0315)typ lead no. (.677?016) sq sq "a" 0.15(.006) 0.20(.008) 0.50(.020)max 0.15(.006)max 0~10 1.80?.30 (.071?012) "b" (stand off) 0.05(.002)min .472 ?004 +.012 ?.10 +0.30 12.00 .006 ?0004 +.002 ?.01 +0.05 0.15 2.70(.106)max (mounting height) dimensions in mm (inches) 48-pin plastic qfp (fpt-48p-m16)
49 mb89170/170a/170l series c 1994 fujitsu limited m48001sc-4-2 14.82?.35 (.583?014) 15.00?.25 (.591?010) 17.20(.677)typ pin no.1 index .430 ? +.005 ?.0 +0.13 10.92 1.02?.13 (.040?005) 7.14(.281) 8.71(.343) typ typ 0.30(.012)typ 4.50(.177)typ pad no.1 index 0.15?.05 (.006?002) 8.50(.335)max 0.60(.024)typ 1.10 +0.45 ?.25 +.018 ?010 .043 0.40?.08 (.016?003) 0.80?.22 (.0315?0087) 8.80(.346)ref 1.00(.040)typ 1.50(.059)typ pin no.1 index dimensions in mm (inches) 48-pin ceramic mqfp (mqp-48c-p01)
mb89170/170a/170l series fujitsu limited all rights reserved. the contents of this document are subject to change without notice. customers are advised to consult with fujitsu sales representatives before ordering. the information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. also, fujitsu is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. the products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). please note that fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. any semiconductor devices have an inherent chance of failure. you must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. if any products described in this document represent goods or technologies subject to certain restrictions on export under the foreign exchange and foreign trade law of japan, the prior authorization by japanese government will be required for export of those products from japan. f 9910 ? fujitsu limited printed in japan

▲Up To Search▲

Price & Availability of MB89P173-201

	To Download MB89P173-201 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .